

## 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb B ver.

This Hynix unbuffered Slim Outline Dual In-Line Memory Module(DIMM) series consists of 512Mb B ver. DDR2 SDRAMs in Fine Ball Grid Array(FBGA) packages on a 200pin glass-epoxy substrate. This Hynix 512Mb B ver. based Unbuffered DDR2 SO-DIMM series provide a high performance 8 byte interface in 67.60mm width form factor of industry standard. It is suitable for easy interchange and addition.

### FEATURES

- JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.8V +/- 0.1V Power Supply
- All inputs and outputs are compatible with SSTL\_1.8 interface
- Posted CAS
- Programmable CAS Latency 3 ,4 ,5
- OCD (Off-Chip Driver Impedance Adjustment) and ODT (On-Die Termination)
- Fully differential clock operations (CK & CK)
- Programmable Burst Length 4 / 8 with both sequential and interleave mode
- Auto refresh and self refresh supported
- 8192 refresh cycles / 64ms
- Serial presence detect with EEPROM
- DDR2 SDRAM Package: 60ball(x8), 84ball(x16) FBGA
- 67.60 x 30.00 mm form factor
- Lead-free Products are RoHS compliant

### ORDERING INFORMATION

Part Name	Density	Organization	# of DRAMs	# of ranks	Materials	Power Consumption
HYMP532S64BP6-E3/C4/Y5/S5	256MB	32Mx64	4	1	Lead free*	Normal
HYMP564S64BP6-E3/C4/Y5/S5	512MB	64Mx64	8	2	Lead free	Normal
HYMP512S64BP8-E3/C4/Y5/S5	1GB	128Mx64	16	2	Lead free	Normal
HYMP532S64BLP6-E3/C4/Y5/S5	256MB	32Mx64	4	1	Lead free	Low
HYMP564S64BLP6-E3/C4/Y5/S5	512MB	64Mx64	8	2	Lead free	Low
HYMP512S64BLP8-E3/C4/Y5/S5	1GB	128Mx64	16	2	Lead free	Low

#### Notes:

1. All Hynix' DDR2 Lead-free parts are compliant to RoHS.

**SPEED GRADE & KEY PARAMETERS**

	<b>E3 (DDR2-400)</b>	<b>C4 (DDR2-533)</b>	<b>Y5 (DDR2-667)</b>	<b>S5 (DDR2-800)</b>	<b>Unit</b>
Speed@CL3	400	400	400	400	Mbps
Speed@CL4	400	533	533	533	Mbps
Speed@CL5	-	-	667	800	Mbps
Speed@CL6	-	-	-	800	Mbps
CL-tRCD-tRP	3-3-3	4-4-4	5-5-5	5-5-5	tCK

**ADDRESS TABLE**


<b>Density</b>	<b>Organization</b>	<b>Ranks</b>	<b>SDRAMs</b>	<b># of DRAMs</b>	<b># of row/bank/column Address</b>	<b>Refresh Method</b>
<b>256MB</b>	32M x 64	1	32Mb x 16	4	13(A0~A12)/2(BA0~BA1)/10(A0~A9)	8K / 64ms
<b>512MB</b>	64M x 64	2	32Mb x 16	8	13(A0~A12)/2(BA0~BA1)/10(A0~A9)	8K / 64ms
<b>1GB</b>	128M x 64	2	64Mb x 8	16	14(A0~A13)/2(BA0~BA1)/10(A0~A9)	8K / 64ms

**PIN DESCRIPTION**

Symbol	Type	Polarity	Pin Description
CK[1:0], $\overline{CK}$ [1:0]	Input	Cross Point	The system clock inputs. All address and commands lines are sampled on the cross point of the rising edge of CK and falling edge of $\overline{CK}$ . A Delay Locked Loop(DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock.
CKE[1:0]	Input	Active High	Activates the DDR2 SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode or the Self Refresh mode.
$\overline{S}$ [1:0]	Input	Active Low	Enables the associated DDR2 SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Rank 0 is selected by $\overline{S0}$ ; Rank 1 is selected by $\overline{S1}$
$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	Input	Active Low	When sampled at the cross point of the rising edge of CK and falling edge of $\overline{CK}$ , $\overline{CAS}$ , $\overline{RAS}$ and $\overline{WE}$ define the operation to be executed by the SDRAM.
BA[1:0]	Input		Selects which DDR2 SDRAM internal bank of four is activated.
ODT[1:0]	Input	Active High	Asserts on-die termination for DQ, DM, DQS and $\overline{DQS}$ signals if enabled via the DDR2 SDRAM mode register.
A[9:0], A10/AP, A[15:11]	Input		During a Bank Activate command cycle, defines the row address when sampled at the cross point of the rising edge of CK and falling edge of $\overline{CK}$ . During a Read or Write command cycle, defines the column address when sampled at the cross point of the rising edge of CK and falling edge of $\overline{CK}$ . In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high., autoprecharge is selected and BA0-BAn defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle., AP is used in conjunction with BA0-BAn to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0-BAn inputs. If AP is low, then BA0-BAn are used to define which bank to precharge.
DQ[63:0]	In/Out		Data Input/Output pins.
DM[7:0]	Input	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect.
DQS[7:0], $\overline{DQS}$ [7:0]	In/Out	Cross point	The data strobe, associated with one data byte, sourced with data transfers. In Write mode, the data strobe is sourced by the controller and is centered in the data window. In Read mode, the data strobe is sourced by the DDR2 SDRAMs and is sent at leading edge of the data window. $\overline{DQS}$ signals are complements, and timing is relative to the crosspoint of respective DQS and $\overline{DQS}$ . If the module is to be operated in single ended strobe mode, all $\overline{DQS}$ signals must be tied on the system board to VSS and DDR2 SDRAM mode registers programmed appropriately.
V <sub>DD</sub> , V <sub>DDSPD</sub> , V <sub>SS</sub>	Supply		Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
SDA	In/Out		This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected to V <sub>DD</sub> to act as a pull up.
SCL	Input		This signals is used to clock data into and out of the SPD EEPROM. A resistor may be connected from SCL to VDD to act as a pull up.
SA[1:0]	Input		Address pins used to select the Serial Presence Detect base address.
TEST	In/Out		The TEST pin is reserved for bus analysis tools and is not connected on normal memory modules(SODIMMs).


**PIN ASSIGNMENT**

Pin NO.	Front Side	Pin NO.	Back Side	Pin NO.	Front Side	Pin NO.	Back Side	Pin NO.	Front Side	Pin NO.	Back Side	Pin NO.	Front Side	Pin NO.	Back Side
1	VREF	2	VSS	51	DQS2	52	DM2	101	A1	102	A0	151	DQ42	152	DQ46
3	VSS	4	DQ4	53	VSS	54	VSS	103	VDD	104	VDD	153	DQ43	154	DQ47
5	DQ0	6	DQ5	55	DQ18	56	DQ22	105	A10/AP	106	BA1	155	VSS	156	VSS
7	DQ1	8	VSS	57	DQ19	58	DQ23	107	BA0	108	$\overline{\text{RAS}}$	157	DQ48	158	DQ52
9	VSS	10	DM0	59	VSS	60	VSS	109	$\overline{\text{WE}}$	110	$\overline{\text{S0}}$	159	DQ49	160	DQ53
11	$\overline{\text{DQS0}}$	12	VSS	61	DQ24	62	DQ28	111	VDD	112	VDD	161	VSS	162	VSS
13	DQS0	14	DQ6	63	DQ25	64	DQ29	113	$\overline{\text{CAS}}$	114	ODT0	163	NC,TEST	164	CK1
15	VSS	16	DQ7	65	VSS	66	VSS	115	NC/ $\overline{\text{S1}}$	116	A13	165	VSS	166	$\overline{\text{CK1}}$
17	DQ2	18	VSS	67	DM3	68	$\overline{\text{DQS3}}$	117	VDD	118	VDD	167	$\overline{\text{DQS6}}$	168	VSS
19	DQ3	20	DQ12	69	NC	70	DQS3	119	NC/ODT1	120	NC	169	DQS6	170	DM6
21	VSS	22	DQ13	71	VSS	72	VSS	121	VSS	122	VSS	171	VSS	172	VSS
23	DQ8	24	VSS	73	DQ26	74	DQ30	123	DQ32	124	DQ36	173	DQ50	174	DQ54
25	DQ9	26	DM1	75	DQ27	76	DQ31	125	DQ33	126	DQ37	175	DQ51	176	DQ55
27	VSS	28	VSS	77	VSS	78	VSS	127	VSS	128	VSS	177	VSS	178	VSS
29	$\overline{\text{DQS1}}$	30	CK0	79	CKE0	80	NC/CKE1	129	$\overline{\text{DQS4}}$	130	DM4	179	DQ56	180	DQ60
31	DQS1	32	$\overline{\text{CK0}}$	81	VDD	82	VDD	131	DQS4	132	VSS	181	DQ57	182	DQ61
33	VSS	34	VSS	83	NC	84	NC/A15	133	VSS	134	DQ38	183	VSS	184	VSS
35	DQ10	36	DQ14	85	BA2	86	NC/A14	135	DQ34	136	DQ39	185	DM7	186	$\overline{\text{DQS7}}$
37	DQ11	38	DQ15	87	VDD	88	VDD	137	DQ35	138	VSS	187	VSS	188	DQS7
39	VSS	40	VSS	89	A12	90	A11	139	VSS	140	DQ44	189	DQ58	190	VSS
41	VSS	42	VSS	91	A9	92	A7	141	DQ40	142	DQ45	191	DQ59	192	DQ62
43	DQ16	44	DQ20	93	A8	94	A6	143	DQ41	144	VSS	193	VSS	194	DQ63
45	DQ17	46	DQ21	95	VDD	96	VDD	145	VSS	146	$\overline{\text{DQS5}}$	195	SDA	196	VSS
47	VSS	48	VSS	97	A5	98	A4	147	DM5	148	DQS5	197	SCL	198	SA0
49	$\overline{\text{DQS2}}$	50	NC	99	A3	100	A2	149	VSS	150	VSS	199	VDDSPD	200	SA1



**Pin Location**


FUNCTIONAL BLOCK DIAGRAM

256MB(32Mbx64) : HYMP532S64B(L)P6




/S1 → N.C.  
ODT1 → N.C.  
CKE1 → N.C.



Notes :  
1. Resistor values are 22 Ohm +/- 5%






FUNCTIONAL BLOCK DIAGRAM

512MB(64Mbx64): HYMP564S64B(L)P6



## FUNCTIONAL BLOCK DIAGRAM

1GB(128Mbx64) : HYMP512S64B(L)P8



#Unless otherwise noted, resistor values are 22Ω +/- 5% DQ wiring may differ from that described in this drawing; described in this drawing; however, DQ/DM/DQS/DQS relationships are maintained as shown

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Voltage on V <sub>DD</sub> pin relative to V <sub>SS</sub>	V <sub>DD</sub>	- 1.0 V ~ 2.3 V	V	1
Voltage on VDDL pin relative to V <sub>SS</sub>	VDDL	-0.5V ~ 2.3 V	V	1
Voltage on V <sub>DDQ</sub> pin relative to V <sub>SS</sub>	V <sub>DDQ</sub>	- 0.5 V ~ 2.3 V	V	1
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	- 0.5 V ~ 2.3 V	V	1
Storage Temperature	T <sub>STG</sub>	-50 ~ +100	°C	1
Storage Humidity(without condensation)	H <sub>STG</sub>	5 to 95	%	1

**Notes:**

1. Stress greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING CONDITIONS**

Parameter	Symbol	Rating	Units	Notes
DIMM Operating temperature(ambient)	T <sub>OPR</sub>	0 ~ +55	°C	
DIMM Barometric Pressure(operating & storage)	p <sup>BAR</sup>	105 to 69	K Pascal	1
DRAM Component Case Temperature Range	T <sub>CASE</sub>	0 ~+95	°C	2

**Notes:**

1. Up to 9850 ft.
2. If the DRAM case temperature is Above 85°C, the Auto-Refresh command interval has to be reduced to tREFI=3.9us. For Measurement conditions of T<sub>CASE</sub>, please refer to the JEDEC document JESD51-2.

**DC OPERATING CONDITIONS (SSTL\_1.8)**

Parameter	Symbol	Min	Max	Unit	Note
Power Supply Voltage	V <sub>DD</sub>	1.7	1.9	V	
	VDDL	1.7	1.9	V	
	V <sub>DDQ</sub>	1.7	1.9	V	1
Input Reference Voltage	V <sub>REF</sub>	0.49 x V <sub>DDQ</sub>	0.51 x V <sub>DDQ</sub>	V	2
EEPROM Supply Voltage	V <sub>DDSPD</sub>	1.7	3.6	V	
Termination Voltage	V <sub>TT</sub>	V <sub>REF</sub> -0.04	V <sub>REF</sub> +0.04	V	3

**Notes:**

1. V<sub>DDQ</sub> must be less than or equal to V<sub>DD</sub>.
2. Peak to peak ac noise on V<sub>REF</sub> may not exceed +/-2% V<sub>REF</sub>(dc)
3. V<sub>TT</sub> of transmitting device must track V<sub>REF</sub> of receiving device.

**INPUT DC LOGIC LEVEL**

Parameter	Symbol	Min	Max	Unit	Note
Input High Voltage	$V_{IH(DC)}$	$V_{REF} + 0.125$	$V_{DDQ} + 0.3$	V	
Input Low Voltage	$V_{IL(DC)}$	-0.30	$V_{REF} - 0.125$	V	

**INPUT AC LOGIC LEVEL**


Parameter	Symbol	DDR2 400/533		DDR2 667		Unit
		Min	Max	Min	Max	
AC Input logic High	$V_{IH(AC)}$	$V_{REF} + 0.250$	-	$V_{REF} + 0.200$	-	V
AC Input logic Low	$V_{IL(AC)}$	-	$V_{REF} - 0.250$	-	$V_{REF} - 0.200$	V

**AC INPUT TEST CONDITIONS**

Symbol	Condition	Value	Units	Notes
$V_{REF}$	Input reference voltage	$0.5 * V_{DDQ}$	V	1
$V_{SWING(MAX)}$	Input signal maximum peak to peak swing	1.0	V	1
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

**Notes:**

- Input waveform timing is referenced to the input signal crossing through the  $V_{REF}$  level applied to the device under test.
- The input signal minimum slew rate is to be maintained over the range from  $V_{REF}$  to  $V_{IH(ac) min}$  for rising edges and the range from  $V_{REF}$  to  $V_{IL(ac) max}$  for falling edges as shown in the below figure.
- AC timings are referenced with input waveforms switching from  $V_{IL(ac)}$  to  $V_{IH(ac)}$  on the positive transitions




&lt; Figure : AC Input Test Signal Waveform &gt;

**Differential Input AC logic Level**

Symbol	Parameter	Min.	Max.	Units	Note
$V_{ID}$ (ac)	ac differential input voltage	0.5	$V_{DDQ} + 0.6$	V	1
$V_{IX}$ (ac)	ac differential cross point voltage	$0.5 * V_{DDQ} - 0.175$	$0.5 * V_{DDQ} + 0.175$	V	2

- $V_{IN}(DC)$  specifies the allowable DC execution of each input of differential pair such as  $\overline{CK}$ ,  $\overline{DQS}$ ,  $\overline{LDQS}$ ,  $\overline{UDQS}$  and  $\overline{UDQS}$ .
- $V_{ID}(DC)$  specifies the input differential voltage  $|V_{TR} - V_{CP}|$  required for switching, where  $V_{TR}$  is the true input (such as  $\overline{CK}$ ,  $\overline{DQS}$ ,  $\overline{LDQS}$  or  $\overline{UDQS}$ ) level and  $V_{CP}$  is the complementary input (such as  $\overline{CK}$ ,  $\overline{DQS}$ ,  $\overline{LDQS}$  or  $\overline{UDQS}$ ) level. The minimum value is equal to  $V_{IH}(DC) - V_{IL}(DC)$ .



< Differential signal levels >

**Notes:**

- $V_{ID}(AC)$  specifies the input differential voltage  $|V_{TR} - V_{CP}|$  required for switching, where  $V_{TR}$  is the true input signal (such as  $\overline{CK}$ ,  $\overline{DQS}$ ,  $\overline{LDQS}$  or  $\overline{UDQS}$ ) and  $V_{CP}$  is the complementary input signal (such as  $\overline{CK}$ ,  $\overline{DQS}$ ,  $\overline{LDQS}$  or  $\overline{UDQS}$ ). The minimum value is equal to  $V_{IH}(AC) - V_{IL}(AC)$ .
- The typical value of  $V_{IX}(AC)$  is expected to be about  $0.5 * V_{DDQ}$  of the transmitting device and  $V_{IX}(AC)$  is expected to track variations in  $V_{DDQ}$ .  $V_{IX}(AC)$  indicates the voltage at which differential input signals must cross.

**DIFFERENTIAL AC OUTPUT PARAMETERS**

Symbol	Parameter	Min.	Max.	Units	Note
$V_{OX}$ (ac)	ac differential cross point voltage	$0.5 * V_{DDQ} - 0.125$	$0.5 * V_{DDQ} + 0.125$	V	1

**Notes:**

- The typical value of  $V_{OX}(AC)$  is expected to be about  $0.5 * V_{DDQ}$  of the transmitting device and  $V_{OX}(AC)$  is expected to track variations in  $V_{DDQ}$ .  $V_{OX}(AC)$  indicates the voltage at which differential output signals must cross.

## OUTPUT BUFFER LEVELS

### OUTPUT AC TEST CONDITIONS

Symbol	Parameter	SSTL_18	Units	Notes
$V_{OTR}$	Output Timing Measurement Reference Level	$0.5 * V_{DDQ}$	V	1

**Notes:**

1. The VDDQ of the device under test is referenced.

### OUTPUT DC CURRENT DRIVE

Symbol	Parameter	SSTL_18	Units	Notes
$I_{OH(dc)}$	Output Minimum Source DC Current	- 13.4	mA	1, 3, 4
$I_{OL(dc)}$	Output Minimum Sink DC Current	13.4	mA	2, 3, 4

**Notes:**

1.  $V_{DDQ} = 1.7\text{ V}$ ;  $V_{OUT} = 1420\text{ mV}$ .  $(V_{OUT} - V_{DDQ})/I_{OH}$  must be less than 21 ohm for values of  $V_{OUT}$  between  $V_{DDQ}$  and  $V_{DDQ} - 280\text{ mV}$ .
2.  $V_{DDQ} = 1.7\text{ V}$ ;  $V_{OUT} = 280\text{ mV}$ .  $V_{OUT}/I_{OL}$  must be less than 21 ohm for values of  $V_{OUT}$  between 0 V and 280 mV.
3. The dc value of  $V_{REF}$  applied to the receiving device is set to  $V_{TT}$
4. The values of  $I_{OH(dc)}$  and  $I_{OL(dc)}$  are based on the conditions given in Notes 1 and 2. They are used to test device drive current capability to ensure  $V_{IH}$  min plus a noise margin and  $V_{IL}$  max minus a noise margin are delivered to an SSTL\_18 receiver.

The actual current values are derived by shifting the desired driver operating point along a 21 ohm load line to define a convenient driver current for measurement.

**PIN Capacitance** (VDD=1.8V,VDDQ=1.8V, TA=25°C. f=1MHz )

**256MB : HYMP532S64B[L]P6**

Pin	Symbol	Min	Max	Unit
CK, $\overline{\text{CK}}$	CCK	12	15	pF
CKE, ODT,CS	CI1	27	30	pF
Address, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	CI2	25	32	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	6.0	7.5	pF

**512MB : HYMP564S64B[L]P6**

Pin	Symbol	Min	Max	Unit
CK, $\overline{\text{CK}}$	CCK	17	20	pF
CKE, ODT,CS	CI1	22	25	pF
Address, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	CI2	28.5	37.0	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	10.0	12.0	pF

**1GB : HYMP512S64B[L]P8**

Pin	Symbol	Min	Max	Unit
CK, $\overline{\text{CK}}$	CCK	25	49	pF
CKE, ODT,CS	CI1	32	58	pF
Address, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	CI2	47	96	pF
DQ, DM, DQS, $\overline{\text{DQS}}$	CIO	16	20	pF

**Notes:**

1. Pins not under test are tied to GND.
2. These values are guaranteed by design and tested on a sample basis only.

**IDD SPECIFICATIONS (T<sub>CASE</sub> : 0 to 95°C)**
**256MB, 32M x 64 SO- DIMM : HYMP532S64B[L]P6**

Symbol	E3 (DDR 400@CL 3)	C4 (DDR 533@CL 4)	Y5 (DDR 667@CL 5)	Unit	note
IDD0	440	460	480	mA	
IDD1	520	540	560	mA	
IDD2P	32	32	32	mA	
IDD2Q	160	180	200	mA	
IDD2N	180	200	220	mA	
IDD3P(F)	120	120	140	mA	
IDD3P(S)	48	48	48	mA	
IDD3N	200	240	260	mA	
IDD4W	840	1000	1120	mA	
IDD4R	800	880	1000	mA	
IDD5B	640	680	720	mA	
IDD6	20	20	20	mA	1
IDD6(L)	16	16	16	mA	1
IDD7	1320	1340	1360	mA	

**512MB, 64M x 64 SO - DIMM : HYMP564S64B[L]P6**

Symbol	E3 (DDR 400@CL 3)	C4 (DDR 533@CL 4)	Y5 (DDR 667@CL 5)	S5 (DDR 800@CL 5)	Unit	note
IDD0	640	700	740	816	mA	
IDD1	720	780	820	888	mA	
IDD2P	64	64	64	64	mA	
IDD2Q	320	360	400	440	mA	
IDD2N	360	400	440	480	mA	
IDD3P(F)	240	240	280	280	mA	
IDD3P(S)	96	96	96	96	mA	
IDD3N	400	480	520	576	mA	
IDD4W	1040	1240	1380	1488	mA	
IDD4R	1000	1120	1260	1388	mA	
IDD5B	840	920	980	1088	mA	
IDD6	40	40	40	40	mA	1
IDD6(L)	32	32	32	32	mA	1
IDD7	1520	1580	1620	1688	mA	

**Notes:**

1. IDD6 current values are guaranteed up to Tcase of 85°C max.

**1GB, 128M x 64 SO - DIMM : HYMP512S64B[L]P8**

Symbol	E3 (DDR 400@CL 3)	C4 (DDR 533@CL 4)	Y5 (DDR 667@CL 5)	S5 (DDR 800@CL 5)	Unit	note
IDD0	1040	1080	1200	1328	mA	
IDD1	1120	1160	1240	1368	mA	
IDD2P	128	128	128	128	mA	
IDD2Q	480	640	720	800	mA	
IDD2N	560	720	800	880	mA	
IDD3P(F)	480	480	560	560	mA	
IDD3P(S)	192	192	192	192	mA	
IDD3N	800	880	960	1056	mA	
IDD4W	1520	1800	2000	2288	mA	
IDD4R	1440	1640	1920	2208	mA	
IDD5B	1680	1800	1920	2128	mA	
IDD6	80	80	80	80	mA	1
IDD6(L)	64	64	64	64	mA	1
IDD7	2160	2200	2240	2688	mA	

**Notes:**

1. IDD6 current values are guaranteed up to Tcase of 85°C max.

## IDD Measurement Conditions

Symbol	Conditions	Units
IDD0	<b>Operating one bank active-precharge current;</b> $t_{CK} = t_{CK}(IDD)$ , $t_{RC} = t_{RC}(IDD)$ , $t_{RAS} = t_{RAS-min}(IDD)$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA
IDD1	<b>Operating one bank active-read-precharge current ;</b> $I_{OUT} = 0mA$ ; $BL = 4$ , $CL = CL(IDD)$ , $AL = 0$ ; $t_{CK} = t_{CK}(IDD)$ , $t_{RC} = t_{RC}(IDD)$ , $t_{RAS} = t_{RASmin}(IDD)$ , $t_{RCD} = t_{RCD}(IDD)$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands ; Address bus inputs are SWITCHING ; Data pattern is same as IDD4W	mA
IDD2P	<b>Precharge power-down current ;</b> All banks idle ; $t_{CK} = t_{CK}(IDD)$ ; CKE is LOW ; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	mA
IDD2Q	<b>Precharge quiet standby current;</b> All banks idle; $t_{CK} = t_{CK}(IDD)$ ; CKE is HIGH, $\overline{CS}$ is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	mA
IDD2N	<b>Precharge standby current;</b> All banks idle; $t_{CK} = t_{CK}(IDD)$ ; CKE is HIGH, $\overline{CS}$ is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA
IDD3P	<b>Active power-down current;</b> All banks open; $t_{CK} = t_{CK}(IDD)$ ; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0
		Slow PDN Exit MRS(12) = 1
IDD3N	<b>Active standby current;</b> All banks open; $t_{CK} = t_{CK}(IDD)$ , $t_{RAS} = t_{RASmax}(IDD)$ , $t_{RP} = t_{RP}(IDD)$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA
IDD4W	<b>Operating burst write current;</b> All banks open, Continuous burst writes; $BL = 4$ , $CL = CL(IDD)$ , $AL = 0$ ; $t_{CK} = t_{CK}(IDD)$ , $t_{RAS} = t_{RASmax}(IDD)$ , $t_{RP} = t_{RP}(IDD)$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA
IDD4R	<b>Operating burst read current;</b> All banks open, Continuous burst reads, $I_{OUT} = 0mA$ ; $BL = 4$ , $CL = CL(IDD)$ , $AL = 0$ ; $t_{CK} = t_{CK}(IDD)$ , $t_{RAS} = t_{RASmax}(IDD)$ , $t_{RP} = t_{RP}(IDD)$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING;; Data pattern is same as IDD4W	mA
IDD5B	<b>Burst refresh current;</b> $t_{CK} = t_{CK}(IDD)$ ; Refresh command at every $t_{RFC}(IDD)$ interval; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA
IDD6	<b>Self refresh current;</b> $\overline{CK}$ and $\overline{CK}$ at 0V; $CKE \leq 0.2V$ ; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING. IDD6 current values are guaranteed up to Tcase of 85°C max.	mA
IDD7	<b>Operating bank interleave read current;</b> All bank interleaving reads, $I_{OUT} = 0mA$ ; $BL = 4$ , $CL = CL(IDD)$ , $AL = t_{RCD}(IDD) - 1 * t_{CK}(IDD)$ ; $t_{CK} = t_{CK}(IDD)$ , $t_{RC} = t_{RC}(IDD)$ , $t_{RRD} = t_{RRD}(IDD)$ , $t_{RCD} = 1 * t_{CK}(IDD)$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R; - Refer to the following page for detailed timing conditions	mA

### Notes:

1. IDD specifications are tested after the device is properly initialized
2. Input slew rate is specified by AC Parametric Test Condition
3. IDD parameters are specified with ODT disabled.
4. Data bus consists of DQ, DM, DQS,  $\overline{DQS}$ , RDQS,  $\overline{RDQS}$ , LDQS,  $\overline{LDQS}$ , UDQS, and  $\overline{UDQS}$ . IDD values must be met with all combinations of EMRS bits 10 and 11.
5. Definitions for IDD
  - LOW is defined as  $V_{in} \leq V_{ILAC}(max)$
  - HIGH is defined as  $V_{in} \geq V_{IHAC}(min)$
  - STABLE is defined as inputs stable at a HIGH or LOW level
  - FLOATING is defined as inputs at  $V_{REF} = V_{DDQ}/2$
  - SWITCHING is defined as: inputs changing between HIGH and LOW every other clock cycle (once per two clocks) for address and control signals, and inputs changing between HIGH and LOW every other data transfer (once per clock) for DQ signals not including masks or strobes.

**Electrical Characteristics & AC Timings**

Speed Bins and CL,tRCD,tRP,tRC and tRAS for Corresponding Bin

Speed	DDR2-800	DDR2-667	DDR2-533	DDR2-400	Unit
Bin(CL-tRCD-tRP)	5-5-5	5-5-5	3-3-3	4-4-4	
Parameter	min	min	min	min	
CAS Latency	5	5	3	5	ns
tRCD	12.5	15	11.25	15	ns
tRP	12.5	15	11.25	15	ns
tRAS	45	45	45	40	ns
tRC	57.25	60	56.25	55	ns

**AC Timing Parameters by Speed Grade**

Parameter	Symbol	DDR2-400		DDR2-533		Unit	Note
		Min	Max	Min	Max		
Data-Out edge to Clock edge Skew	tAC	-600	+600	-500	500	ps	
DQS-Out edge to Clock edge Skew	tDQSK	-500	+500	-500	450	ns	
Clock High Level Width	tCH	0.45	0.55	0.45	0.55	CK	
Clock Low Level Width	tCL	0.45	0.55	0.45	0.55	CK	
Clock Half Period	tHP	min(tCL,tCH)	-	min(tCL,tCH)	-	ns	
System Clock Cycle Time	tCK	5000	8000	3750	8000	ps	
DQ and DM input setup time(differential strobe)	tDS	150	-	100	-	ps	1
DQ and DM input hold time(differential strobe)	tDH	275	-	225	-	ps	1
DQ and DM input setup time(single ended strobe)	tDS1	25	-	-25	-	ps	1
DQ and DM input hold time(single ended strobe)	tDH1	25	-	-25	-	ps	1
Control & Address input Pulse Width for each input	tIPW	0.6	-	0.6	-	tCK	
DQ and DM input pulse width for each input	tDIPW	0.35	-	0.35	-	tCK	
Data-out high-impedance window from CK, /CK	tHZ	-	tAC max	-	tAC max	ps	
DQS low-impedance time from CK/ $\overline{CK}$	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	
DQ low-impedance time from CK/ $\overline{CK}$	tLZ(DQ)	2*tAC min	tAC max	2*tAC min	tAC max	ps	
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	-	350	-	300	ps	
DQ hold skew factor	tQHS	-	450	-	400	ps	
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	-	tHP - tQHS	-	ps	
First DQS latching transition to associated clock edge	tDQSS	-0.25	+ 0.25	-0.25	+ 0.25	tCK	
DQS input high pulse width	tDQSH	0.35	-	0.35	-	tCK	
DQS input low pulse width	tDQSL	0.35	-	0.35	-	tCK	

- continued -

Parameter	Symbol	DDR2-400		DDR2-533		Unit	Note
		Min	Max	Min	Max		
DQS falling edge to CK setup time	tDSS	0.2	-	0.2	-	tCK	
DQS falling edge hold time from CK	tDSH	0.2	-	0.2	-	tCK	
Mode register set command cycle time	tMRD	2	-	2	-	tCK	
Write postamble	tWPST	0.4	0.6	0.4	0.6	tCK	
Write preamble	tWPRE	0.35	-	0.35	-	tCK	
Address and control input setup time	tIS	350	-	250	-	ps	
Address and control input hold time	tIH	475	-	375	-	ps	
Read preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	
Read postamble	tRPST	0.4	0.6	0.4	0.6	tCK	
Auto-Refresh to Active/Auto-Refresh command period	tRFC	105	-	105	-	ns	
Row Active to Row Active Delay for 1KB page size	tRRD	7.5	-	7.5	-	ns	
Row Active to Row Active Delay for 2KB page size	tRRD	10	-	10	-	ns	
Four Activate Window for 1KB page size	tFAW	37.5	-	37.5	-	ns	
Four Activate Window for 2KB page size	tFAW	50	-	50	-	ns	
CAS to CAS command delay	tCCD	2		2		tCK	
Write recovery time	tWR	15	-	15	-	ns	
Auto Precharge Write Recovery + Precharge Time	tDAL	WR+tRP	-	tWR+tRP	-	tCK	
Write to Read Command Delay	tWTR	10	-	7.5	-	ns	
Internal read to precharge command delay	tRTP	7.5		7.5		ns	
Exit self refresh to a non-read command	tXSNR	tRFC + 10		tRFC + 10		ns	
Exit self refresh to a read command	tXSRD	200	-	200	-	tCK	
Exit precharge power down to any non-read command	tXP	2	-	2	-	tCK	
Exit active power down to read command	tXARD	2		2		tCK	
Exit active power down to read command (Slow exit, Lower power)	tXARDS	6 - AL		6 - AL		tCK	
CKE minimum pulse width (high and low pulse width)	t <sup>'</sup> CKE	3		3		tCK	
ODT turn-on delay	t <sup>'</sup> AOND	2	2	2	2	tCK	
ODT turn-on	t <sup>'</sup> AON	tAC(min)	tAC(max)+1	tAC(min)	tAC(max)+1	ns	
ODT turn-on(Power-Down mode)	t <sup>'</sup> AONPD	tAC(min)+2	2tCK+tAC(max)+1	tAC(min)+2	2tCK+tAC(max)+1	ns	
ODT turn-off delay	t <sup>'</sup> AOFD	2.5	2.5	2.5	2.5	tCK	
ODT turn-off	t <sup>'</sup> AOF	tAC(min)	tAC(max)+0.6	tAC(min)	tAC(max)+0.6	ns	
ODT turn-off (Power-Down mode)	t <sup>'</sup> AOFPD	2.5	2.5	tAC(min)+2	2.5tCK+tAC(max)+1	ns	

- continued -

Parameter	Symbol	DDR2-400		DDR2-533		Unit	Note
		Min	Max	Min	Max		
ODT to power down entry latency	tANPD	tAC(min)	$tAC(max) + 0.6$	3		tCK	
ODT power down exit latency	tAXPD	tAC(min)+2	$2.5tCK + tAC(max) + 1$	8		tCK	
OCD drive mode output delay	tOIT	3		0	12	ns	
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	8		$tIS + tCK + tIH$		ns	
Average periodic Refresh Interval	tREFI	-	7.8	-	7.8	us	2
	tREFI	-	3.9	-	3.9	us	3

**Note :**

1. For details and notes, please refer to the relevant HYNIX component datasheet(HY5PS12[8/16]21B[L]FP).
2.  $0^{\circ}\text{C} \leq \text{TCASE} \leq 85^{\circ}\text{C}$
3.  $85^{\circ}\text{C} < \text{TCASE} \leq 95^{\circ}\text{C}$

Parameter	Symbol	DDR2-667		DDR2-800		Unit	Note
		min	max	min	max		
DQ output access time from CK/ $\overline{\text{CK}}$	tAC	-450	+450	-400	+400	ps	
DQS output access time from CK/ $\overline{\text{CK}}$	tDQSCK	-400	+400	-350	+350	ps	
CK high-level width	tCH	0.45	0.55	0.45	0.55	tCK	
CK low-level width	tCL	0.45	0.55	0.45	0.55	tCK	
CK half period	tHP	min(tCL, tCH)	-	min(tCL, tCH)	-	ps	
Clock cycle time, CL=x	tCK	3000	8000	2500		ps	
DQ and DM input setup time (differential strobe)	tDS	100	-	50	-	ps	1
DQ and DM input hold time (differential strobe)	tDH	175	-	125	-	ps	1
Control & Address input pulse width for each input	tIPW	0.6	-	0.6	-	tCK	
DQ and DM input pulse width for each input	tDIPW	0.35	-	0.35	-	tCK	
Data-out high-impedance time from CK/ $\overline{\text{CK}}$	tHZ	-	tAC max	-	tAC max	ps	
DQS low-impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	
DQ low-impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQ)	2*tAC min	tAC max	2*tAC min	tAC max	ps	
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	-	240	-	200	ps	
DQ hold skew factor	tQHS	-	340	-	300	ps	
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	-	tHP - tQHS	-	ps	
First DQS latching transition to associated clock edge	tDQSS	- 0.25	+ 0.25	- 0.25	+ 0.25	tCK	
DQS input high pulse width	tDQSH	0.35	-	0.35	-	tCK	
DQS input low pulse width	tDQSL	0.35	-	0.35	-	tCK	
DQS falling edge to CK setup time	tDSS	0.2	-	0.2	-	tCK	
DQS falling edge hold time from CK	tDSH	0.2	-	0.2	-	tCK	
Mode register set command cycle time	tMRD	2	-	2	-	tCK	
Write postamble	tWPST	0.4	0.6	0.4	0.6	tCK	
Write preamble	tWPRE	0.35	-	0.35	-	tCK	
Address and control input setup time	tIS	200	-	175	-	ps	
Address and control input hold time	tIH	275	-	250	-	ps	
Read preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	
Read postamble	tRPST	0.4	0.6	0.4	0.6	tCK	
Activate to precharge command	tRAS	45	70000	45	70000	ns	
Active to active command period for 1KB page size products	tRRD	7.5	-	7.5	-	ns	
Active to active command period for 2KB page size products	tRRD	10	-	10	-	ns	
Four Active Window for 1KB page size products	tFAW	37.5	-	35	-	ns	
Four Active Window for 2KB page size products	tFAW	50	-	45	-	ns	

*- continued -*


Parameter	Symbol	DDR2-667		DDR2-800		Unit	Note
		min	max	min	max		
CAS to $\overline{\text{CAS}}$ command delay	tCCD	2		2		tCK	
Write recovery time	tWR	15	-	15	-	ns	
Auto precharge write recovery + precharge time	tDAL	WR+tRP	-	WR+tRP	-	tCK	
Internal write to read command delay	tWTR	7.5	-	7.5	-	ns	
Internal read to precharge command delay	tRTP	7.5		7.5		ns	
Exit self refresh to a non-read command	tXSNR	tRFC + 10		tRFC + 10		ns	
Exit self refresh to a read command	tXSRD	200	-	200	-	tCK	
Exit precharge power down to any non-read command	tXP	2	-	2	-	tCK	
Exit active power down to read command	tXARD	2		2		tCK	
Exit active power down to read command (Slow exit, Lower power)	tXARDS	7 - AL		8 - AL		tCK	
CKE minimum pulse width(high and low pulse width)	t <sub>CKE</sub>	3		3		tCK	
ODT turn-on delay	t <sub>AOND</sub>	2	2	2	2	tCK	
ODT turn-on	t <sub>AON</sub>	tAC(min)	tAC(max)+0.7	tAC(min)	tAC(max)+0.7	ns	
ODT turn-on(Power-Down mode)	t <sub>AONPD</sub>	tAC(min)+2	2tCK+tAC(max)+1	tAC(min)+2	2tCK+tAC(max)+1	ns	
ODT turn-off delay	t <sub>AOFD</sub>	2.5	2.5	2.5	2.5	tCK	
ODT turn-off	t <sub>AOF</sub>	tAC(min)	tAC(max)+0.6	tAC(min)	tAC(max)+0.6	ns	
ODT turn-off (Power-Down mode)	t <sub>AOFPD</sub>	tAC(min)+2	2.5tCK+tAC(max)+1	tAC(min)+2	2.5tCK+tAC(max)+1	ns	
ODT to power down entry latency	tANPD	3		3		tCK	
ODT power down exit latency	tAXPD	8		8		tCK	
OCD drive mode output delay	tOIT	0	12	0	12	ns	
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK+tIH		tIS+tCK+tIH		ns	
Average periodic Refresh Interval	tREFI	-	7.8	-	7.8	us	2
	tREFI	-	3.9	-	3.9	us	3

**Note :**


- For details and notes, please refer to the relevant HYNIX component datasheet(HY5PS12[8/16]21B[L]FP).
- 0°C ≤ TCASE ≤ 85°C
- 85°C < TCASE ≤ 95°C

**PACKAGE OUTLINE**


32Mx64 - HYMP532S64B[L]P6




Detail of Contacts A



Detail of Contacts B (Front)



Detail of Contacts B (Back)







**Note:**

1. All dimensions are in millimeters.
2. All outline dimensions and tolerances follow the JEDEC standard.

PACKAGE OUTLINE

64Mx64 - HYMP564S64B[L]P6




Note:

1. All dimensions are in millimeters.
2. All outline dimensions and tolerances follow the JEDEC standard.

**PACKAGE OUTLINE**

128Mx64 - HYMP512S64B[L]P8



**Note:**

1. All dimensions are in millimeters.
2. All outline dimensions and tolerances follow the JEDEC standard.

---

**REVISION HISTORY**

<b>Revision</b>	<b>History</b>	<b>Date</b>	<b>Remark</b>
0.1	First Version Release	Aug. 2005	
	Corrected editorial typos	Sep. 2005	
0.2	Updated IDD all values	Aug. 2006	
0.3	DIMM outline corrected	Aug. 2007	